



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/663,485	09/15/2003	Takashi Kumamoto	109263-131564	2427
25943	7590	12/02/2004	EXAMINER	
SCHWABE, WILLIAMSON & WYATT, P.C. PACWEST CENTER, SUITES 1600-1900 1211 SW FIFTH AVENUE PORTLAND, OR 97204			VU, QUANG D	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 12/02/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/663,485

Applicant(s)

KUMAMOTO, TAKASHI

Examiner

Quang D Vu

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 September 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5,7-15 and 17-27 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5,7-15 and 17-27 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-3, 5, 8, 9, 21 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent Application Publication No. 2001/0054758 to Isaak in view of US Patent No. 4,327,143 to Alvino et al.

Regarding claim 1, Isaak (figures 1-8) teaches a microelectronic package array, comprising:

a first microelectronic package (12) including a first carrier substrate having a first die side (16) and a first non-die side (18), a first die (70) electrically coupled to the first die side (16), and a land pad (26, 30) on the first die side (16);

a second microelectronic package (12) comprising a second carrier substrate having a second die side (16) and a second non-die side (18), a second die (70) electrically coupled to the second die side (16), and a bond pad (top portion of 26, 30) on the second non-die side (18); and

an intermediate substrate (34) having a first side (an upper surface of the substrate [34]) and a second side (a bottom surface of the substrate [34]), the first side (an upper surface of the substrate [34]) being coupled to the first die side (16) of the first carrier substrate and the second

Art Unit: 2811

side (a bottom surface of the substrate [34]) being coupled to the second non-die side (18) of the second carrier substrate, the intermediate substrate (34) comprising of a substantially solid core having a first side (an upper surface of the substrate [34]) and a second side (a bottom surface of the substrate [34]).

Isaak differs from the claimed invention by not showing the intermediate comprising a material reinforced with a matrix to increase stiffness and control the coefficient of thermal expansion of the intermediate substrate. However, Alvino et al. teach the core is a C-stage resin (column 12, lines 36-40). Additionally, Alvino et al. teach the C-stage resin, the same material as the instant invention. Therefore, the C-stage resin of Alvino et al. is a resin material, which is good adhesion and an excellent flowability material. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Alvino et al. into the device taught by Isaak in order to eliminate the undesirable trace amounts of the material in the final product.

Regarding claim 2, the combined device shows the intermediate substrate further comprises an adhesive material (Isaak; a portion of the layer [49]) disposed on the first side (Isaak; an upper surface of the substrate [34]) and second side (Isaak; a bottom surface of the substrate [34]) of the core; and a conductive riser (Isaak; 32) disposed within the solid core (Isaak; a portion of the intermediate substrate [34]).

Regarding claim 3, the combined device shows the intermediate substrate (Isaak; 34) is mechanically bonded to the first die side (Isaak; 16) of the first carrier substrate and the second non-die side (Isaak; 18) of the second carrier substrate by the adhesive material (Isaak; a portion of the layer [49]).

Regarding claim 5, the combined device shows the material is a C-stage resin (Alvino et al.; column 12, lines 36-40).

Regarding claim 8, the combined device shows the conductive riser (Isaak; 32) is electrically coupled to the land pad (Isaak; 26, 30) of the first microelectronic package and the bond pad (Isaak; top portion of 26, 30) of the second microelectronic package.

Regarding claim 9, the combined device shows the conductive riser (Isaak; 32) includes a first end (Isaak; an upper portion of 32) and a second end (Isaak; a lower portion of 32) having conductive plating (Isaak; a portion of layer 49) disposed thereon, the first (Isaak; an upper portion of 32) and second (Isaak; a lower portion of 32) ends being electrically bonded to the land pad (Isaak; 26, 30) and the bond pad (Isaak; top portion of 26, 30) respectively by the conductive plating (Isaak; a portion of layer 49).

Regarding claim 21, Isaak (figures 1-8) teaches a method for fabricating a microelectronic package array, comprising:

providing a first microelectronic package (12) having a first carrier substrate with a first die side (16) and a first non-die side (18), and a plurality of land pads (26, 30) disposed on the first die side (16);

providing a second microelectronic package (12) having a second carrier substrate with a second die side (16) and a second non-die side (18), and a plurality of bond pads (top portion of 26, 30) disposed on the second non-die side (18);

placing an intermediate substrate (34) having a plurality of conductive risers (32) disposed therein on the first die side (16) of a the first carrier substrate, the intermediate substrate (34)

Art Unit: 2811

comprising of a substantially solid core having a first side (an upper surface of the substrate [34]) and a second side (a bottom surface of the substrate [34]).

placing the second carrier substrate on the intermediate substrate (34) with the second non-die side (18) coming in contact with the intermediate substrate (34);

mechanically coupling the intermediate substrate (34) to the first and second carrier substrates; and

electrically coupling the plurality of conductive risers (32) with the plurality of land (26, 30) and bond pads (top portion of 26, 30).

Isaak differs from the claimed invention by not showing the intermediate comprising a material reinforced with a matrix to increase stiffness and control the coefficient of thermal expansion of the intermediate substrate. However, Alvino et al. teach the core is a C-stage resin (column 12, lines 36-40). Additionally, Alvino et al. teach the C-stage resin, the same material as the instant invention. Therefore, the C-stage resin of Alvino et al. is a resin material, which is a good adhesion and an excellent flowability material. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Alvino et al. into the device taught by Isaak in order to eliminate the undesirable trace amounts of the material in the final product.

Regarding claim 26, the combined device shows an adhesive material (Isaak; a portion of layer 49) disposed on the first side (Isaak; an upper surface of 34) and the second side (Isaak; a bottom surface of 34).

Art Unit: 2811

3. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak in view of Alvino et al., and further in view of US Patent No. 5,591,353 to Davignon et al.

Regarding claim 4, the disclosures of Isaak and Alvino et al. are discussed as applied to claims 1-3, 8 and 9 above.

The combined device differs from the claimed invention by not showing the adhesive material is a B-stage polymer. However, Davignon et al. teach the adhesive material is a B-stage (column 2, lines 13-15). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Davignon et al. into the device taught by Isaak and Alvino et al. in order to improve the molding characteristics of the adhesive material.

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak in view of Alvino et al., and further in view of US Patent No. 5,952,440 to Walisser et al.

Regarding claim 7, the disclosures of Isaak and Alvino et al. are discussed as applied to claims 1-3, 5, 8 and 9 above.

The combined device differs from the claimed invention by not showing the matrix is fiberglass cloth. However, Walisser et al. teach the matrix is fiberglass (column 10, lines 42-47). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Walisser et al. into the device taught by Isaak and Alvino et al. because it is inexpensive material.

Art Unit: 2811

5. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak in view of Alvino et al., and further in view of US Patent No. 5,840,417 to Bolger.

Regarding claim 10, the combined device differs from the claimed invention by not showing a leaded solder. However, Bolger teaches a leaded solder (column 4, lines 48-50). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Bolger into the device taught by Isaak and Alvino et al. in order to eliminate the use of fluxes of the device.

6. Claims 11-13, 15, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent Application Publication No. 2001/0054758 to Isaak in view of US Patent No. 6,054,337 to Solberg and US Patent No. 4,327,143 to Alvino et al.

Regarding claim 11, Isaak (figures 1-8) teaches a system, comprising:

a system board (a bottom substrate);

a memory (Isaak teaches a memory chip) configured to store data, the memory disposed on the system board;

a microelectronic package array (10) disposed on the system board (a bottom substrate), the microelectronic package array comprising:

a first microelectronic package (12) including a first carrier substrate having a first die side (16) and a first non-die side (18), a first die (70) electrically coupled to the first die side (16), and a land pad (26, 30) on the first die side (16);

Art Unit: 2811

a second microelectronic package (12) comprising a second carrier substrate having a second die side (16) and a second non-die side (18), a second die (70) electrically coupled to the second die side (16), and a bond pad (top portion of 26, 30) on the second non-die side (18); and an intermediate substrate (34) coupled to the first die side (16) of the first carrier substrate and the second non-die side (18) of the second carrier substrate, the intermediate substrate (34) comprising of a substantially solid core having a first side (an upper surface of the substrate [34]) and a second side (a bottom surface of the substrate [34]).

Isaak differs from the claimed invention by not showing a bus disposed on the system board to facilitate data exchange; a memory configured to store data, the memory disposed on the system board and coupled to the bus; and a microelectronic package array disposed on the system board and coupled to the bus. However, Solberg teaches the memory chips, which are connected to the data bus (column 2, lines 55-58). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Solberg into the device taught by Isaak because it provides interconnect between the chip and the external device. The combined device shows a bus disposed on the system board to facilitate data exchange; a memory configured to store data, the memory disposed on the system board and coupled to the bus; and a microelectronic package array disposed on the system board and coupled to the bus.

The combined device differs from the claimed invention by not showing the intermediate comprising a material reinforced with a matrix to increase stiffness and control the coefficient of thermal expansion of the intermediate substrate. However, Alvino et al. teach the core is a C-stage resin (column 12, lines 36-40). Additionally, Alvino et al. teach the C-stage resin, the

Art Unit: 2811

same material as the instant invention. Therefore, the C-stage resin of Alvino et al. is a resin material, which is a good adhesion and an excellent flowability material. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Alvino et al. into the device taught by Isaak and Solberg in order to eliminate the undesirable trace amounts of the material in the final product.

Regarding claim 12, the combined device shows the intermediate substrate further comprises an adhesive material (Isaak; a portion of the layer [49]) disposed on the first side (Isaak; an upper surface of the substrate [34]) and second side (Isaak; a bottom surface of the substrate [34]) of the core; and a conductive riser (Isaak; 32) disposed within the solid core (Isaak; a portion of the intermediate substrate [34]).

Regarding claim 13, the combined device shows the intermediate substrate (Isaak; 34) is mechanically bonded to the first die side (Isaak; 16) of the first carrier substrate and the second non-die side (Isaak; 18) of the second carrier substrate by the adhesive material (Isaak; a portion of the layer [49]).

Regarding claim 18, the combined device shows the conductive riser (Isaak; 32) is electrically coupled to the land pad (Isaak; 26, 30) of the first microelectronic package and the bond pad (Isaak; top portion of 26, 30) of the second microelectronic package.

Regarding claim 19, the combined device shows the conductive riser (Isaak; 32) includes a first end (Isaak; an upper portion of 32) and a second end (Isaak; a lower portion of 32) having conductive plating (Isaak; a portion of layer 49) disposed thereon, the first (Isaak; an upper portion of 32) and second (Isaak; a lower portion of 32) ends being electrically bonded to the

Art Unit: 2811

land pad (Isaak; 26, 30) and the bond pad (Isaak; top portion of 26, 30) respectively by the conductive plating (Isaak; a portion of layer 49).

6. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak and Solberg in view of Alvino et al., and further in view of US Patent No. 5,591,353 to Davignon et al.

Regarding claim 14, the disclosures of Isaak, Solberg and Alvino et al. are discussed as applied to claims 11-13, 15, 18 and 19 above.

The combined device differs from the claimed invention by not showing the adhesive material is a B-stage polymer. However, Davignon et al. teach the adhesive material is a B-stage (column 2, lines 13-15). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Davignon et al. into the device taught by Isaak, Solberg and Alvino et al. in order to improve the molding characteristics of the adhesive material.

7. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak and Solberg in view of Alvino et al., and further in view of US Patent No. 5,952,440 to Walisser et al.

Regarding claim 17, the disclosure of Isaak, Solberg and Alvino et al. are discussed as applied to claims 11-13, 15, 18 and 19 above.

The combined device differs from the claimed invention by not showing the matrix is fiberglass cloth. However, Walisser et al. teach the matrix is fiberglass (column 10, lines 42-47). Therefore, it would have been obvious to one having ordinary skill in the art at the time the

Art Unit: 2811

invention was made to incorporate the teaching of Walisser et al. into the device taught by Isaak, Solberg and Alvino et al. because it is inexpensive material.

8. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak and Solberg in view of Alvino et al., and further in view of US Patent No. 5,840,417 to Bolger.

Regarding claim 20, the disclosure of Isaak, Solberg and Alvino et al. are discussed as applied to claims 11-13, 15, 18 and 19 above.

The combined device differs from the claimed invention by not showing a leaded solder. However, Bolger teaches a leaded solder (column 4, lines 48-50). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Bolger into the device taught by Isaak, Solberg and Alvino et al. in order to eliminate the use of fluxes of the device.

9. Claims 22-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak in view of Alvino et al., and further in view of US Patent No. 5,145,303 to Clarke.

Regarding claim 22, the disclosures of Isaak and Alvino et al. are discussed as applied to claims 21 and 26 above.

The combined device differs from the claimed invention by not showing placing the microelectronic package array in a vacuum chamber; creating a vacuum in the vacuum chamber; applying heat to the microelectronic package array; applying pressure to the microelectronic package array; releasing the pressure; and cooling the microelectronic package array. However, Clarke teaches the microelectronic package in chamber (column 1, lines 15-19). Therefore, it

Art Unit: 2811

would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Clarke into the device taught by Isaak and Alvino et al. in order to eliminate the contamination of the substrate. The combined device shows placing the microelectronic package array in a vacuum chamber; creating a vacuum in the vacuum chamber; applying heat to the microelectronic package array; applying pressure to the microelectronic package array; releasing the pressure; and cooling the microelectronic package array.

Regarding claim 23, the combined device differs from the claimed invention by not showing creating a vacuum comprises establishing a pressure of about less than 10 kilo Pascals. It would have been obvious to one having ordinary skill in the art at the time the invention was made for creating a vacuum comprises establishing a pressure of about less than 10 kilo Pascals in order to eliminate the contamination of the substrate. Furthermore, it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Regarding claim 24, the combined device differs from the claimed invention by not showing applying heat comprises raising the temperature to about between 150⁰C and 350⁰C. It would have been obvious to one having ordinary skill in the art at the time the invention was made for applying heat comprises raising the temperature to about between 150⁰C and 350⁰C in order to eliminate the contamination of the substrate. Furthermore, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Regarding claim 25, the combined device differs from the claimed invention by not showing applying a pressure comprises increasing the pressure to a range between 0.5 mega

Art Unit: 2811

Pascals and 10 mega Pascals. It would have been obvious to one having ordinary skill in the art at the time the invention was made for applying a pressure comprises increasing the pressure to a range between 0.5 mega Pascals and 10 mega Pascals in order to eliminate the contamination of the substrate. Furthermore, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

10. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Isaak in view of Alvino et al., and further in view of US Patent No. 5,591,353 to Davignon et al.

Regarding claim 27, the disclosures of Isaak and Alvino et al. are discussed as applied to claims 21 and 26 above.

The combined device differs from the claimed invention by not showing the adhesive material is a B-stage polymer. However, Davignon et al. teach the adhesive material is a B-stage (column 2, lines 13-15). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Davignon et al. into the device taught by Isaak and Alvino et al. in order to improve the molding characteristics of the adhesive material.

Response to Arguments

Applicant's arguments with respect to claims 1-5, 7-15 and 17-27 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 571-272-1667. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2811

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

qv
November 26, 2004



EDDIE LEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800